Publications

Shows all publications by members of the Institute of Computer Engineering.

Currently viewing all publications in category Conference Papers - back to overwiew...

Conference Papers

A. Steininger (invited): Error Containment in the Presence of Metastability
Dagstuhl Seminar 08371 : Fault-Tolerant Distributed Algorithms on VLSI Chips, Dagstuhl, Germany; in: Fault-Tolerant Distributed Algorithms on VLSI Chips, Leibniz Zentrum Informatik, 8371 (2009), ISSN: 1862-4405, p. ?
bib details

E. Armengaud, A. Steininger: Remote Measurement of Local Oscillator Drifts in FlexRay Networks
DATE 2009 (Design, Automation and Test in Europe), Nice, France; in: DATE09, Springer, 2009, ISBN: 9783981080155, p. 1082 - 1087
bib details

P Tummeltshammer, A. Steininger: On the Risk of Fault Coupling over the Chip Substrate
DSD 2009 (Euromicro Conference on Digital System Design), Patras, Greece; in: 12th EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - Architectures, Methods and Tools - DSD2009, IEEE Computer Society, 2009, ISBN: 9780769537825, p. 325 - 332
bib details doi

W. Friesenbichler, A. Steininger: Soft Error Tolerant Asynchronous Circuits based on Dual Redundant Four State Logic
DSD 2009 (Euromicro Conference on Digital System Design), Patras, Greece; in: 12th EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - Architectures, Methods and Tools - DSD 2009, IEEE Computer Society, 2009, ISBN: 9780769537825, p. 100 - 107
bib details doi

M Függer, G. Fuchs, A. Steininger: On the Stability and Robustness of Non-Synchronous Circuits with Timing Loops
WSDN 2009 (Workshop on Dependable and Secure Nanocomputing, Estoril, Lisbon, Portugal; in: WSDN 2009, Springer, 2009, ISBN: 9781424444212, p. 45 - 50
bib details

A. Dielacher, M Függer (invited): How to Speed-up Fault-tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining
PODC 2009 (Principles of Distribiuted Computing), Alberta, Canada; in: PODC'09, ACM, 2009, ISBN: 9781605583969, p. 276 - 277
bib details

G. Fuchs, M Függer, A. Steininger: On the Threat of Metastability in an Asynchronous Fault-Tolerant Clock Generation Scheme
ASYNC 2009 (International Symposium on Asynchronous Circuits and Systems), Chapel Hill, North Carolina; in: ASYNC 2009, IEEE Computer Society, 2009, ISSN: 1522-8681, p. 127 - 136
bib details doi

P Tummeltshammer, A. Steininger: Power Supply Induced Common Cause Faults - Experimental Assessment of Potential Countermeasures
DSN 2009 (International Conference on Dependable Systems and Networks), Estoril, Portugal; in: DSN 2009 - Full Program, Springer, 2009, ISBN: 9781424444212, p. 449 - 457
bib details

P Tummeltshammer, A. Steininger: On the Role of the Power Supply as an Entry for Common Cause Faults - An Experimental Analysis
DDECS 2009 (Design and Diagnostics of Electronic Circuits and Systems), Liberec, Czech Republic; in: 2009 IEEE Design and Diagnostics of Electronic Circuits and Systems, IEEE, 2009, ISBN: 9781424433414, p. 152 - 157
bib details doi

M. Schoeberl, W. Binder, P. Moret, A. Villazón: Design Space Exploration for Java Processors with Cross-Profiling
Sixth International Conference on the Quantitative Evaluation of Systems QEST 2009, Budapest, Hungary; in: Sixth International Conference on Quantitative Evaluation of Systems, IEEE computer society, CPS, 2009, 978-0-7695-33808-2, p. 109 - 118
bib details doi

U. Bayer, E. Kirda, Ch. Krügel, P. Milani Comparetti, C. Hlauschek: Scalable, Behavior-Based Malware Clustering
Network and Distributed System Security Symposium (NDSS), San Diego; in: 16th Annual Network and Distributed System Security Symposium (NDSS 2009), NDSS Proceedings, 2009
bib details pdf

B. Huber, M. Schoeberl: Comparison of Implicit Path Enumeration and Model Checking based WCET Analysis
9th International Workshop on Worst-Case Execution Time (WECT) Analysis, Dublin, Ireland; in: Worst-Case Execution Time (WCET) Analsysis, Austrian Computer Society, 252 (2009), ISBN: 978-3-85403-252-6, p. 27 - 38
bib details

M. Schoeberl, P. Puschner: Is Chip-Multiprocessing the End of Real-Time Scheduling?
9th International Workshop on Worst-Case Execution Time (WECT) Analysis, Dublin, Ireland; in: Worst-Case Execution Time (WCET) Analsysis, Austrian Computer Society, 252 (2009), ISBN: 978-3-85403-252-6, p. 96 - 106
bib details

R. Kirner, A. Kadlec, P. Puschner: Precise Worst-Case Execution Time Analysis for Processors with Timing Anomalies
Euromicro Conference on Real-Time Systems (ECRTS), Dublin, Ireland; in: Proceedings of The 21th Euromicro Conference on Real-Time Systems, IEEE computer society, CPS, 2009, ISBN: 978-0-7695-3724-5, p. 119 - 128
bib details doi

A. Prantl, J. Knoop, R. Kirner, A. Kadlec, M Schordan: From Trusted Annotations to Verified Knowledge
Worst-Case Execution Time Analysis, N. Holsti (ed.); Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany, Dagstuhl, Deutschland, 2009, ISBN: 978-3-939897-14-9; 11 pages
bib details

A. Prantl, J. Knoop, R. Kirner, A. Kadlec, M Schordan: From Trusted Annotations to Verified Knowledge
Worst-Case Execution Time Analysis, N. Holsti (ed.); Verlag Oesterreichische Computer Gesellschaft, Wien, 2009, ISBN: 978-3-85403-252-6, p. 39 - 49
bib details

M. Ferringer: Coupling Asynchronous Signals into Asynchronous Logic
Austrochip, Graz, Austria; in: Austrochip, Institut für Elektronik - TU Graz, 2009, ISBN: 978-3-9501635-1-3, p. 97 - 102
bib details

P. Puschner, R. Kirner: Model-Driven Design and Organic Computing -- Combinable Strategies?
IEEE International Symposium on Object-oriented Real-time distributed Computing (ISORC), Tokyo, Japan; in: 12th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, IEEE, 2009, p. 101
bib details doi

B. Charron-Bost, L. Welch, J. Widder: Link Reversal: How to Play Better to Work Less
ALGOSENSORS 2009 (5th International Workshop on Algorithmic Aspects of Wireless Sensor Networks), Rhodes, Greece; in: Algorithmic Aspects of Wireless Sensor Networks, Springer, 5304/2008 (2009), ISBN: 9783642054334, p. 88 - 110
bib details doi

B. Charron-Bost, A. Gaillard, L. Welch, J. Widder: Routing without Ordering
SPAA 2009 (Parallelism in Algorithms and Architectures), Calgary, Alberta, Canada; in: Proceedings of the Twenty-First Annual Symposium on Parallelism in Algorithms and Architectures, ACM, 2009, ISBN: 978-1-60558-606-9, p. 145 - 153
bib details doi

<<   < 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 >   >>