

# VO Hardware Modeling 182.696

## Overview Exam Content

Jürgen Maier  
juergen.maier@tuwien.ac.at

May 7, 2018

- hardware vs. software implementations
- design languages
- **architecture, entity and configuration**
- concurrent vs. sequential vs. structural design style: transform code from one to another
- writing a testbench
- low vs. high active, synchronous vs. asynchronous
- memory elements and other basic units
- delays and **wait**
- execution of **process** during simulation
- temporal evolution of signals and variables
- sensitivity list and its effects
- **variable** vs. **signal**
- text ↔ output and state transition table ↔ state transition graph ↔ VHDL code
- two and three process method
- analyze given VHDL code and modify it
- data types: computations, subtypes, vectors and attributes

- real world input problems
- interpret and apply syntax specification like in the VHDL standard
- hardware modeling overview
- hardware design vs. implementation
- the almighty clock
- code reusability
- timing analysis
- optimization (procedures)
- synthesis of VHDL statements
- verification