Chapter 5: Memory Hierarchy

Adapted from
Patterson & Hennessy, © 2008, Morgan Kaufmann Publishers
and
Mary Jane Irwin (www.cse.psu.edu/research/mdl/mji)
Review: Major Components of a Computer

Processor
- Control
- Datapath

Memory
- Cache
- Main Memory
- Secondary Memory (Disk)

Devices
- Input
- Output

Herbert Grünbacher, TU Vienna, 2010
The “Memory Wall”

- Processor vs DRAM speed disparity continues to grow

- Good memory hierarchy (cache) design is increasingly important to overall performance
The Memory Hierarchy Goal

- Fact: Large memories are slow and fast memories are small

- How do we create a memory that gives the illusion of being large, cheap and fast (most of the time)?
  - With hierarchy
  - With parallelism
A Typical Memory Hierarchy

- Take advantage of the principle of locality to present the user with as much memory as is available in the cheapest technology at the speed offered by the fastest technology.

<table>
<thead>
<tr>
<th>Speed (%cycles)</th>
<th>½’s</th>
<th>1’s</th>
<th>10’s</th>
<th>100’s</th>
<th>10,000’s</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size (bytes)</td>
<td>100’s</td>
<td>10K’s</td>
<td>M’s</td>
<td>G’s</td>
<td>T’s</td>
</tr>
<tr>
<td>Cost</td>
<td>highest</td>
<td></td>
<td></td>
<td></td>
<td>lowest</td>
</tr>
</tbody>
</table>
Memory Hierarchy Technologies

- Caches use **SRAM** for speed and technology compatibility
  - Fast (typical access times of 0.5 to 2.5 nsec)
  - Low density (6 transistor cells), higher power, expensive ($2000 to $5000 per GB in 2008)
  - Static: content will last “forever” (as long as power is left on)

- Main memory uses **DRAM** for size (density)
  - Slower (typical access times of 50 to 70 nsec)
  - High density (1 transistor cells), lower power, cheaper ($20 to $75 per GB in 2008)
  - Dynamic: needs to be “refreshed” regularly (~ every 8 ms)
    - consumes 1% to 2% of the active cycles of the DRAM
  - Addresses divided into 2 halves (row and column)
    - **RAS** or Row Access Strobe triggering the row decoder
    - **CAS** or Column Access Strobe triggering the column selector
The Memory Hierarchy: Why Does it Work?

- **Temporal Locality** (locality in time)
  - If a memory location is referenced then it will tend to be referenced again soon
  - ⇒ Keep most recently accessed data items closer to the processor

- **Spatial Locality** (locality in space)
  - If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon
  - ⇒ Move blocks consisting of contiguous words closer to the processor
The Memory Hierarchy: Terminology

- **Block** (or line): the minimum unit of information that is present (or not) in a cache

- **Hit Rate**: the fraction of memory accesses found in a level of the memory hierarchy
  - **Hit Time**: Time to access that level which consists of
    Time to access the block + Time to determine hit/miss

- **Miss Rate**: the fraction of memory accesses *not* found in a level of the memory hierarchy \( \Rightarrow 1 - \text{(Hit Rate)} \)
  - **Miss Penalty**: Time to replace a block in that level with the corresponding block from a lower level which consists of
    Time to access the block in the lower level + Time to transmit that block to the level that experienced the miss + Time to insert the block in that level + Time to pass the block to the requestor

**Hit Time << Miss Penalty**
Characteristics of the Memory Hierarchy

- **Processor**
  - 4-8 bytes (word)

- **L1**
  - 8-32 bytes (block)

- **L2**
  - 1 to 4 blocks

- **Main Memory**
  - 1,024+ bytes (disk sector = page)

- **Secondary Memory**

  **Inclusive**—what is in L1 is a subset of what is in L2 is a subset of what is in Main Memory that is a subset of what is in Secondary Memory

**Increasing distance from the processor in access time**

**(Relative) size of the memory at each level**
»Geographical« distances

<table>
<thead>
<tr>
<th>Component</th>
<th>Distance</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>register file</td>
<td>1 m</td>
<td>on your desk</td>
</tr>
<tr>
<td>on-chip cache</td>
<td>2 m</td>
<td>in your desk</td>
</tr>
<tr>
<td>on-board cache</td>
<td>10 m</td>
<td>in your room</td>
</tr>
<tr>
<td>main memory</td>
<td>100 m</td>
<td>in the house</td>
</tr>
<tr>
<td>disk</td>
<td>1000 km</td>
<td>abroad</td>
</tr>
</tbody>
</table>
How is the Hierarchy Managed?

- registers ↔ memory
  - by compiler (programmer?)

- cache ↔ main memory
  - by the cache controller hardware

- main memory ↔ disks
  - by the operating system (virtual memory)
  - virtual to physical address mapping assisted by the hardware (TLB)
  - by the programmer (files)
Cache Basics

- Two questions to answer (in hardware):
  - Q1: How do we know if a data item is in the cache?
  - Q2: If it is, how do we find it?

- Direct mapped
  - Each memory block is mapped to exactly one block in the cache
    - lots of lower level blocks must share blocks in the cache
  - Address mapping (to answer Q2):
    \[(\text{block address}) \mod (\# \text{ of blocks in the cache})\]
  - Have a tag associated with each cache block that contains the address information (the upper portion of the address) required to identify the block (to answer Q1)
**Caching: A Simple First Example**

Q1: Is it there?

Compare the cache tag to the high order 2 memory address bits to tell if the memory block is in the cache.

Q2: How do we find it?

Use next 2 low order memory address bits – the index – to determine which cache block (i.e., modulo the number of blocks in the cache)

(\text{block address}) \mod (\# \text{ of blocks in the cache})

One word blocks
Two low order bits define the byte in the word (32b words)
## Direct Mapped Cache

Consider the main memory word reference string

Start with an empty cache - all blocks initially marked as not valid

<table>
<thead>
<tr>
<th>0</th>
<th>miss</th>
<th>1</th>
<th>miss</th>
<th>2</th>
<th>miss</th>
<th>3</th>
<th>miss</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Mem(0)</td>
<td>00</td>
<td>Mem(0)</td>
<td>00</td>
<td>Mem(0)</td>
<td>00</td>
<td>Mem(0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00</td>
<td>Mem(1)</td>
<td></td>
<td>Mem(1)</td>
<td></td>
<td>Mem(1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Mem(2)</td>
<td></td>
<td>Mem(2)</td>
<td></td>
<td>Mem(2)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Mem(3)</td>
<td></td>
<td>Mem(3)</td>
<td></td>
<td>Mem(3)</td>
</tr>
</tbody>
</table>

8 requests, 6 misses
MIPS Direct Mapped Cache Example

- One word blocks, cache size = 1K words (or 4KB)

What kind of locality are we taking advantage of?
Multiword Block Direct Mapped Cache

- Four words/block, cache size = 1K words

What kind of locality are we taking advantage of?
Taking Advantage of Spatial Locality

- Let cache block hold more than one word

Start with an empty cache - all blocks initially marked as not valid

0 miss

<table>
<thead>
<tr>
<th></th>
<th>Mem(1)</th>
<th>Mem(0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Mem(1)</td>
<td>Mem(0)</td>
</tr>
</tbody>
</table>

1 hit

<table>
<thead>
<tr>
<th></th>
<th>Mem(1)</th>
<th>Mem(0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Mem(1)</td>
<td>Mem(0)</td>
</tr>
</tbody>
</table>

2 miss

<table>
<thead>
<tr>
<th></th>
<th>Mem(3)</th>
<th>Mem(2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Mem(3)</td>
<td>Mem(2)</td>
</tr>
</tbody>
</table>

3 hit

<table>
<thead>
<tr>
<th></th>
<th>Mem(1)</th>
<th>Mem(0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Mem(1)</td>
<td>Mem(0)</td>
</tr>
<tr>
<td>00</td>
<td>Mem(3)</td>
<td>Mem(2)</td>
</tr>
</tbody>
</table>

4 miss

<table>
<thead>
<tr>
<th></th>
<th>Mem(1)</th>
<th>Mem(0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Mem(1)</td>
<td>Mem(0)</td>
</tr>
<tr>
<td>00</td>
<td>Mem(3)</td>
<td>Mem(2)</td>
</tr>
</tbody>
</table>

4 hit

<table>
<thead>
<tr>
<th></th>
<th>Mem(5)</th>
<th>Mem(4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>Mem(5)</td>
<td>Mem(4)</td>
</tr>
<tr>
<td>00</td>
<td>Mem(3)</td>
<td>Mem(2)</td>
</tr>
</tbody>
</table>

15 miss

<table>
<thead>
<tr>
<th></th>
<th>Mem(5)</th>
<th>Mem(4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>Mem(5)</td>
<td>Mem(4)</td>
</tr>
<tr>
<td>00</td>
<td>Mem(3)</td>
<td>Mem(2)</td>
</tr>
</tbody>
</table>

- 8 requests, 4 misses
Miss rate goes up if the block size becomes a significant fraction of the cache size because the number of blocks that can be held in the same size cache is smaller (increasing capacity misses)
Cache Field Sizes

- The number of bits in a cache includes both the storage for data and for the tags
  - 32-bit byte address
  - For a direct mapped cache with $2^n$ blocks, $n$ bits are used for the index
  - For a block size of $2^m$ words ($2^{m+2}$ bytes), $m$ bits are used to address the word within the block and 2 bits are used to address the byte within the word

- What is the size of the tag field?

- The total number of bits in a direct-mapped cache is then
  \[ 2^n \times (\text{block size} + \text{tag field size} + \text{valid field size}) \]

- How many total bits are required for a direct mapped cache with 16KB of data and 4-word blocks assuming a 32-bit address?
  \[ 2^{10} \times [4 \times 32 + (32 - 10 - 2 - 2) + 1] \]
Handling Cache Hits

- Read hits (I$ and D$)
  - this is what we want!

- Write hits (D$ only)
  - require the cache and memory to be consistent
    - always write the data into both the cache block and the next level in the memory hierarchy (*write-through*)
    - writes run at the speed of the next level in the memory hierarchy – so slow! – or can use a *write buffer* and stall only if the write buffer is full
  - allow cache and memory to be inconsistent
    - write the data only into the cache block (*write-back* the cache block to the next level in the memory hierarchy when that cache block is “evicted”)
    - need a *dirty* bit for each data cache block to tell if it needs to be written back to memory when it is evicted – can use a *write buffer* to help “buffer” write-backs of dirty blocks
Sources of Cache Misses

- **Compulsory** (cold start or process migration, first reference):
  - First access to a block, “cold” fact of life, not a whole lot you can do about it. If you are going to run “millions” of instructions, compulsory misses are insignificant.
  - Solution: increase block size (increases miss penalty; very large blocks could increase miss rate)

- **Capacity**:
  - Cache cannot contain all blocks accessed by the program
  - Solution: increase cache size (may increase access time)

- **Conflict** (collision):
  - Multiple memory locations mapped to the same cache location
  - Solution 1: increase cache size
  - Solution 2: increase associativity (stay tuned) (may increase access time)
Handling Cache Misses (Single Word Blocks)

- **Read misses (I$ and D$$)**
  - stall the pipeline, fetch the block from the next level in the memory hierarchy, install it in the cache and send the requested word to the processor, then let the pipeline resume

- **Write misses (D$$ only)**
  1. stall the pipeline, fetch the block from next level in the memory hierarchy, install it in the cache (which may involve having to evict a dirty block if using a write-back cache), write the word from the processor to the cache, then let the pipeline resume
  2. Write allocate – just write the word into the cache updating both the tag and data, no need to check for cache hit, no need to stall or
  3. No-write allocate – skip the cache write (but must invalidate that cache block since it will now hold stale data) and just write the word to the write buffer (and eventually to the next memory level), no need to stall if the write buffer isn’t full
Multiword Block Considerations

- Read misses (I$ and D$)
  - Processed the same as for single word blocks – a miss returns the entire block from memory
  - Miss penalty grows as block size grows
    - Early restart – processor resumes execution as soon as the requested word of the block is returned
    - Requested word first – requested word is transferred from the memory to the cache (and processor) first
  - Nonblocking cache – allows the processor to continue to access the cache while the cache is handling an earlier miss

- Write misses (D$)
  - If using write allocate must first fetch the block from memory and then write the word to the block
Memory Systems that Support Caches

- The off-chip interconnect and memory architecture can affect overall system performance in dramatic ways.

One word wide organization (one word wide bus and one word wide memory)

- Assume
  1. 1 memory bus clock cycle to send the addr
  2. 15 memory bus clock cycles to get the 1st word in the block from DRAM (row cycle time), 5 memory bus clock cycles for 2nd, 3rd, 4th words (column access time)
  3. 1 memory bus clock cycle to return a word of data

- Memory-Bus to Cache bandwidth
  - Number of bytes accessed from memory and transferred to cache/CPU per memory bus clock cycle
Review: (DDR) SDRAM Operation

- After a row is read into the SRAM register:
  - Input CAS as the starting “burst” address along with a burst length.
  - Transfers a burst of data (ideally a cache block) from a series of sequential addr’s within that row.
    - The memory bus clock controls transfer of successive words in the burst.

\[
\text{Cycle Time} \quad 1^{\text{st}} \ M\text{-bit Access} \quad 2^{\text{nd}} \ M\text{-bit} \quad 3^{\text{rd}} \ M\text{-bit} \quad 4^{\text{th}} \ M\text{-bit}
\]

- RAS
- CAS
- Row Address
- Col Address
- Row Add
One Word Wide Bus, One Word Blocks

- If the block size is one word, then for a memory access due to a cache miss, the pipeline will have to stall for the number of cycles required to return one data word from memory:
  - 1 memory bus clock cycle to send address
  - 15 memory bus clock cycles to read DRAM
  - 1 memory bus clock cycle to return data
  - Total: 17 clock cycles, miss penalty

- Number of bytes transferred per clock cycle (bandwidth) for a single miss is:
  
  \[
  \frac{4}{17} = 0.235 \text{ bytes per memory bus clock cycle}
  \]
One Word Wide Bus, Four Word Blocks

- What if the block size is four words and each word is in a different DRAM row?
  - 1 cycle to send 1st address
  - \(4 \times 15 = 60\) cycles to read DRAM
  - \(\frac{1}{62}\) cycles to return last data word
  - Total clock cycles miss penalty: \(\frac{1}{62}\)

- Number of bytes transferred per clock cycle (bandwidth) for a single miss is
  \(\frac{4 \times 4}{62} = 0.258\) bytes per clock
One Word Wide Bus, Four Word Blocks

- What if the block size is four words and all words are in the same DRAM row?
  - 1 cycle to send 1st address
  - 15 + 3*5 = 30 cycles to read DRAM
  - 1 cycle to return last data word
  - Total clock cycles miss penalty: \( \frac{15 + 3 \times 5}{32} = 0.5 \)

- Number of bytes transferred per clock cycle (bandwidth) for a single miss is
  \( \frac{4 \times 4}{32} = 0.5 \) bytes per clock
Interleaved Memory, One Word Wide Bus

- For a block size of four words:
  - 1 cycle to send 1st address
  - 15 cycles to read DRAM banks
  - $4\times1 = 4$ cycles to return last data word
  - 20 total clock cycles miss penalty

Number of bytes transferred per clock cycle (bandwidth) for a single miss is:

$$(4 \times 4)/20 = 0.8$$ bytes per clock
DRAM Memory System Summary

- It's important to match the cache characteristics
  - caches access one block at a time (usually more than one word)

- with the DRAM characteristics
  - use DRAMs that support fast multiple word accesses, preferably ones that match the block size of the cache

- with the memory-bus characteristics
  - make sure the memory-bus can support the DRAM access rates and patterns
  - with the goal of increasing the Memory-Bus to Cache bandwidth
Measuring Cache Performance

- Assuming cache hit costs are included as part of the normal CPU execution cycle, then

\[
\text{CPU time} = IC \cdot CPI \cdot CC = IC \cdot \left( \text{CPI}_{\text{ideal}} + \text{Memory-stall cycles} \right) \cdot CC
\]

\[\underbrace{\text{CPI}_{\text{stall}}}_{\text{Memory-stall cycles}}\]

- Memory-stall cycles come from cache misses (a sum of read-stalls and write-stalls)

Read-stall cycles = \frac{\text{reads}}{\text{program read miss rate}} \cdot \text{read miss penalty}

Write-stall cycles = (\frac{\text{writes}}{\text{program write miss rate}} \cdot \text{write miss penalty}) + \text{write buffer stalls}

- For write-through caches, we can simplify this to

Memory-stall cycles = \frac{\text{accesses}}{\text{program}} \cdot \text{miss rate} \cdot \text{miss penalty}
Impacts of Cache Performance

- Relative cache penalty increases as processor performance improves (faster clock rate and/or lower CPI)
  - The memory speed is unlikely to improve as fast as processor cycle time. When calculating $CPI_{\text{stall}}$, the cache miss penalty is measured in processor clock cycles needed to handle a miss.
  - The lower the $CPI_{\text{ideal}}$, the more pronounced the impact of stalls.

- A processor with a $CPI_{\text{ideal}}$ of 2, a 100 cycle miss penalty, 36% load/store instr’s, and 2% I$ and 4% D$ miss rates:
  
  Memory-stall cycles = 2% $\times$ 100 + 36% $\times$ 4% $\times$ 100 = 3.44
  
  So $CPI_{\text{stalls}} = 2 + 3.44 = 5.44$
  
  more than twice the $CPI_{\text{ideal}}$!

- What if the $CPI_{\text{ideal}}$ is reduced to 1? 0.5? 0.25?
- What if the D$ miss rate went up 1%? 2%?
- What if the processor clock rate is doubled (doubling the miss penalty)?
Average Memory Access Time (AMAT)

- A larger cache will have a longer access time. An increase in hit time will likely add another stage to the pipeline.

- Average Memory Access Time (AMAT) is the average to access memory considering both hits and misses.

\[
\text{AMAT} = \text{Time for a hit} + \text{Miss rate} \times \text{Miss penalty}
\]

- What is the AMAT for a processor with a 20 psec clock, a miss penalty of 50 clock cycles, a miss rate of 0.02 misses per instruction and a cache access time of 1 clock cycle?
Reducing Cache Miss Rates #1

1. Allow more flexible block placement

- In a direct mapped cache a memory block maps to exactly one cache block
- At the other extreme, could allow a memory block to be mapped to any cache block – fully associative cache

- A compromise is to divide the cache into sets each of which consists of n “ways” (n-way set associative). A memory block maps to a unique set (specified by the index field) and can be placed in any way of that set (so there are n choices)

  (block address) modulo (# sets in the cache)
Another Reference String Mapping

Consider the main memory word reference string

Start with an empty cache - all blocks initially marked as not valid

<table>
<thead>
<tr>
<th></th>
<th>Mem(0)</th>
<th>Mem(0)</th>
<th>Mem(0)</th>
<th>Mem(0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- 8 requests, 8 misses

Ping pong effect due to conflict misses - two memory locations that map into the same cache block
Set Associative Cache Example

Q1: Is it there?
Compare all the cache tags in the set to the high order 3 memory address bits to tell if the memory block is in the cache.

Q2: How do we find it?
Use next 1 low order memory address bit to determine which cache set (i.e., modulo the number of sets in the cache).

<table>
<thead>
<tr>
<th>Way</th>
<th>Set</th>
<th>V</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Main Memory
One word blocks
Two low order bits define the byte in the word (32b words)
Another Reference String Mapping

- Consider the main memory word reference string

Start with an empty cache - all blocks initially marked as not valid

\[ 0 \ 4 \ 0 \ 4 \ 0 \ 4 \ 0 \ 4 \ 0 \ 4 \]

- 8 requests, 2 misses

- Solves the ping pong effect in a direct mapped cache due to conflict misses since now two memory locations that map into the same cache set can co-exist!
Four-Way Set Associative Cache

- $2^8 = 256$ sets each with four ways (each with one block)

<table>
<thead>
<tr>
<th>Index</th>
<th>V</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>253</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>254</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>255</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Way 0

Way 1

Way 2

Way 3

4x1 select

Hit

Data

Herbert Grünbacher, TU Vienna, 2010
Range of Set Associative Caches

- For a fixed size cache, each increase by a factor of two in associativity doubles the number of blocks per set (i.e., the number of ways) and halves the number of sets — decreases the size of the index by 1 bit and increases the size of the tag by 1 bit.

<table>
<thead>
<tr>
<th>Decreasing associativity</th>
<th>Increasing associativity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct mapped</td>
<td>Fully associative</td>
</tr>
<tr>
<td>(only one way)</td>
<td>(only one set)</td>
</tr>
<tr>
<td>Smaller tags, only a</td>
<td>Tag is all the bits except</td>
</tr>
<tr>
<td>single comparator</td>
<td>block and byte offset</td>
</tr>
</tbody>
</table>

- Index: Selects the set
- Block offset: Selects the word in the block
- Byte offset

Used for tag compare
Costs of Set Associative Caches

- When a miss occurs, which way’s block do we pick for replacement?
  - Least Recently Used (LRU): the block replaced is the one that has been unused for the longest time
    - Must have hardware to keep track of when each way’s block was used relative to the other blocks in the set
    - For 2-way set associative, takes one bit per set → set the bit when a block is referenced (and reset the other way’s bit)

- N-way set associative cache costs
  - N comparators (delay and area)
  - MUX delay (set selection) before data is available
  - Data available after set selection (and Hit/Miss decision). In a direct mapped cache, the cache block is available before the Hit/Miss decision
    - So its not possible to just assume a hit and continue and recover later if it was a miss
Benefits of Set Associative Caches

- The choice of direct mapped or set associative depends on the cost of a miss versus the cost of implementation.

- Largest gains are in going from direct mapped to 2-way (20%+ reduction in miss rate).

Data from Hennessy & Patterson, *Computer Architecture*, 2003
Reducing Cache Miss Rates #2

2. Use multiple levels of caches

- With advancing technology have more than enough room on the die for bigger L1 caches or for a second level of caches – normally a unified L2 cache (i.e., it holds both instructions and data) and in some cases even a unified L3 cache

- For our example, CPI\text{ideal} of 2, 100 cycle miss penalty (to main memory) and a 25 cycle miss penalty (to UL2$), 36% load/stores, a 2% (4%) L1 I$ (D$) miss rate, add a 0.5% UL2$ miss rate

\[
CPI_{\text{stalls}} = 2 + 0.02 \times 25 + 0.36 \times 0.04 \times 25 + 0.005 \times 100 + 0.36 \times 0.005 \times 100 = 3.54
\]

(as compared to 5.44 with no L2$)
Multilevel Cache Design Considerations

- Design considerations for L1 and L2 caches are very different
  - Primary cache should focus on minimizing hit time in support of a shorter clock cycle
    - Smaller with smaller block sizes
  - Secondary cache(s) should focus on reducing miss rate to reduce the penalty of long main memory access times
    - Larger with larger block sizes
    - Higher levels of associativity

- The miss penalty of the L1 cache is significantly reduced by the presence of an L2 cache – so it can be smaller (i.e., faster) but have a higher miss rate

- For the L2 cache, hit time is less important than miss rate
  - The L2$ hit time determines L1$’s miss penalty
  - L2$ local miss rate >> than the global miss rate
## Two Machines’ Cache Parameters

<table>
<thead>
<tr>
<th></th>
<th><strong>Intel Nehalem</strong></th>
<th><strong>AMD Barcelona</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>L1 cache</strong></td>
<td>Split I$ and D$; 32KB for each per core; 64B blocks</td>
<td>Split I$ and D$; 64KB for each per core; 64B blocks</td>
</tr>
<tr>
<td><strong>organization &amp; size</strong></td>
<td>4-way (I), 8-way (D) set assoc.; ~LRU replacement</td>
<td>2-way set assoc.; LRU replacement</td>
</tr>
<tr>
<td><strong>L1 associativity</strong></td>
<td>write-back, write-allocate</td>
<td>write-back, write-allocate</td>
</tr>
<tr>
<td><strong>L2 cache</strong></td>
<td>Unified; 256kB (0.25MB) per core; 64B blocks</td>
<td>Unified; 512kB (0.5MB) per core; 64B blocks</td>
</tr>
<tr>
<td><strong>organization &amp; size</strong></td>
<td>8-way set assoc.; ~LRU</td>
<td>16-way set assoc.; ~LRU</td>
</tr>
<tr>
<td><strong>L2 associativity</strong></td>
<td>write-back</td>
<td>write-back</td>
</tr>
<tr>
<td><strong>L2 write policy</strong></td>
<td>write-back, write-allocate</td>
<td>write-back, write-allocate</td>
</tr>
<tr>
<td><strong>L3 cache</strong></td>
<td>Unified; 8192KB (8MB) shared by cores; 64B blocks</td>
<td>Unified; 2048KB (2MB) shared by cores; 64B blocks</td>
</tr>
<tr>
<td><strong>organization &amp; size</strong></td>
<td>16-way set assoc.</td>
<td>32-way set assoc.; evict block shared by fewest cores</td>
</tr>
<tr>
<td><strong>L3 associativity</strong></td>
<td>write-back, write-allocate</td>
<td>write-back; write-allocate</td>
</tr>
</tbody>
</table>
Cache Coherence in Multicores

- In future multicore processors it's likely that the cores will share a common physical address space, causing a cache coherence problem.

- There are many variations on cache coherence protocols.

=> Hennessy & Patterson, Computer Architecture: A Quantitative Approach
Summary: Improving Cache Performance

0. Reduce the time to hit in the cache
   - smaller cache
   - direct mapped cache
   - smaller blocks
   - for writes
     - no write allocate – no “hit” on cache, just write to write buffer
     - write allocate – to avoid two cycles (first check for hit, then write)
       pipeline writes via a delayed write buffer to cache

1. Reduce the miss rate
   - bigger cache
   - more flexible placement (increase associativity)
   - larger blocks (16 to 64 bytes typical)
   - victim cache – small buffer holding most recently discarded blocks
Summary: Improving Cache Performance

2. Reduce the miss penalty
   - smaller blocks
   - use a write buffer to hold dirty blocks being replaced so don’t have to wait for the write to complete before reading
   - check write buffer (and/or victim cache) on read miss – may get lucky
   - for large blocks fetch critical word first
   - use multiple cache levels – L2 cache not tied to CPU clock rate
   - faster backing store/improved memory bandwidth
     - wider buses
     - memory interleaving, DDR SDRAMs
Summary: The Cache Design Space

- Several interacting dimensions
  - cache size
  - block size
  - associativity
  - replacement policy
  - write-through vs write-back
  - write allocation

- The optimal choice is a compromise
  - depends on access characteristics
    - workload
    - use (I-cache, D-cache, TLB)
  - depends on technology / cost

- Simplicity often wins
How is the Hierarchy Managed?

- registers ↔ memory
  - by compiler (programmer?)

- cache ↔ main memory
  - by the cache controller hardware

- main memory ↔ disks
  - by the operating system (virtual memory)
  - virtual to physical address mapping assisted by the hardware (TLB)
  - by the programmer (files)
Review: The Memory Hierarchy

- Take advantage of the principle of locality to present the user with as much memory as is available in the cheapest technology at the speed offered by the fastest technology.

Inclusive—what is in L1$ is a subset of what is in L2$ is a subset of what is in MM that is a subset of what is in SM.

Diagram:
- Processor
  - L1$: 4-8 bytes (word)
  - L2$: 8-32 bytes (block)
  - Main Memory: 1,024+ bytes (disk sector = page)
  - Secondary Memory: 1 to 4 blocks (4-32 bytes)

Increasing distance from the processor in access time.

(Relative) size of the memory at each level.
Virtual Memory

- Use main memory as a “cache” for secondary memory
  - Allows efficient and safe sharing of memory among multiple programs
  - Provides the ability to easily run programs larger than the size of physical memory
  - Simplifies loading a program for execution by providing for code relocation (i.e., the code can be loaded anywhere in main memory)

- What makes it work? – again the Principle of Locality
  - A program is likely to access a relatively small portion of its address space during any period of time

- Each program is compiled into its own address space – a “virtual” address space
  - During run-time each virtual address must be translated to a physical address (an address in main memory)
Two Programs Sharing Physical Memory

A program’s address space is divided into pages (all one fixed size) or segments (variable sizes)

- The starting location of each page (either in main memory or in secondary memory) is contained in the program’s page table.
Address Translation

- A virtual address is translated to a physical address by a combination of hardware and software.

Virtual Address (VA)

```
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th></th>
<th></th>
<th>12</th>
<th>11</th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Virtual page number</td>
<td></td>
<td>Page offset</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Physical Address (PA)

```
<table>
<thead>
<tr>
<th>29</th>
<th></th>
<th></th>
<th></th>
<th>12</th>
<th>11</th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Physical page number</td>
<td></td>
<td>Page offset</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

- So each memory request *first* requires an address translation from the virtual space to the physical space.
  - A virtual memory miss (i.e., when the page is not in physical memory) is called a page fault.
Address Translation Mechanisms

Virtual page #  Offset

Page table register

Page Table  (in main memory)

Main memory

Disk storage

Physical page #  Offset

Page table register

Physical page base addr

V 1 1 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0
Virtual Addressing with a Cache

- Thus it takes an *extra* memory access to translate a VA to a PA

- This makes memory (cache) accesses *very expensive* (if every access was really *two* accesses)

- The hardware fix is to use a Translation Lookaside Buffer (TLB) – a small cache that keeps track of recently used address mappings to avoid having to do a page table lookup
Making Address Translation Fast

Virtual page #

Page table register

Physical page base addr

TLB

Main memory

Disk storage

Page Table (in physical memory)
Translation Lookaside Buffers (TLBs)

- Just like any other cache, the TLB can be organized as fully associative, set associative, or direct mapped.

<table>
<thead>
<tr>
<th>V</th>
<th>Virtual Page #</th>
<th>Physical Page #</th>
<th>Dirty</th>
<th>Ref</th>
<th>Access</th>
</tr>
</thead>
</table>

- TLB access time is typically smaller than cache access time (because TLBs are much smaller than caches).
  - TLBs are typically not more than 512 entries even on high end machines.
A TLB in the Memory Hierarchy

- A TLB miss – is it a page fault or merely a TLB miss?
  - If the page is loaded into main memory, then the TLB miss can be handled (in hardware or software) by loading the translation information from the page table into the TLB
    - Takes 10’s of cycles to find and load the translation info into the TLB
  - If the page is not in main memory, then it’s a true page fault
    - Takes 1,000,000’s of cycles to service a page fault

- TLB misses are much more frequent than true page faults
<table>
<thead>
<tr>
<th>TLB</th>
<th>Page Table</th>
<th>Cache</th>
<th>Possible? Under what circumstances?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hit</td>
<td>Hit</td>
<td>Hit</td>
<td>Yes – what we want!</td>
</tr>
<tr>
<td>Hit</td>
<td>Hit</td>
<td>Miss</td>
<td>Yes – although the page table is not checked if the TLB hits</td>
</tr>
<tr>
<td>Miss</td>
<td>Hit</td>
<td>Hit</td>
<td>Yes – TLB miss, PA in page table</td>
</tr>
<tr>
<td>Miss</td>
<td>Hit</td>
<td>Miss</td>
<td>Yes – TLB miss, PA in page table, but data not in cache</td>
</tr>
<tr>
<td>Miss</td>
<td>Miss</td>
<td>Miss</td>
<td>Yes – page fault</td>
</tr>
<tr>
<td>Hit</td>
<td>Miss</td>
<td>Miss/</td>
<td>Impossible – TLB translation not possible if page is not present in memory</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Hit</td>
<td></td>
</tr>
<tr>
<td>Miss</td>
<td>Miss</td>
<td>Hit</td>
<td>Impossible – data not allowed in cache if page is not in memory</td>
</tr>
</tbody>
</table>
Handling a TLB Miss

- Consider a TLB miss for a page that is present in memory (i.e., the Valid bit in the page table is set)
  - A TLB miss (or a page fault exception) must be asserted by the end of the same clock cycle that the memory access occurs so that the next clock cycle will begin exception processing.

<table>
<thead>
<tr>
<th>Register</th>
<th>CP0 Reg #</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EPC</td>
<td>14</td>
<td>Where to restart after exception</td>
</tr>
<tr>
<td>Cause</td>
<td>13</td>
<td>Cause of exception</td>
</tr>
<tr>
<td>BadVAddr</td>
<td>8</td>
<td>Address that caused exception</td>
</tr>
<tr>
<td>Index</td>
<td>0</td>
<td>Location in TLB to be read/written</td>
</tr>
<tr>
<td>Random</td>
<td>1</td>
<td>Pseudorandom location in TLB</td>
</tr>
<tr>
<td>EntryLo</td>
<td>2</td>
<td>Physical page address and flags</td>
</tr>
<tr>
<td>EntryHi</td>
<td>10</td>
<td>Virtual page address</td>
</tr>
<tr>
<td>Context</td>
<td>4</td>
<td>Page table address &amp; page number</td>
</tr>
</tbody>
</table>
### Some Virtual Memory Design Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Paged VM</th>
<th>TLBs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total size</td>
<td>16,000 to 250,000 words</td>
<td>16 to 512 entries</td>
</tr>
<tr>
<td>Total size (KB)</td>
<td>250,000 to 1,000,000,000</td>
<td>0.25 to 16</td>
</tr>
<tr>
<td>Block size (B)</td>
<td>4000 to 64,000</td>
<td>4 to 8</td>
</tr>
<tr>
<td>Hit time</td>
<td></td>
<td>0.5 to 1 clock cycle</td>
</tr>
<tr>
<td>Miss penalty (clocks)</td>
<td>10,000,000 to 100,000,000</td>
<td>10 to 100</td>
</tr>
<tr>
<td>Miss rates</td>
<td>0.00001% to 0.0001%</td>
<td>0.01% to 1%</td>
</tr>
</tbody>
</table>
## Two Machines’ TLB Parameters

<table>
<thead>
<tr>
<th></th>
<th>Intel Nehalem</th>
<th>AMD Barcelona</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Address sizes</strong></td>
<td>48 bits (vir); 44 bits (phy)</td>
<td>48 bits (vir); 48 bits (phy)</td>
</tr>
<tr>
<td><strong>Page size</strong></td>
<td>4KB</td>
<td>4KB</td>
</tr>
<tr>
<td><strong>TLB organization</strong></td>
<td>L1 TLB for instructions and L1 TLB for data per core; both are 4-way set assoc.; LRU L1 ITLB has 128 entries, L2 DTLB has 64 entries L2 TLB (unified) is 4-way set assoc.; LRU L2 TLB has 512 entries TLB misses handled in hardware</td>
<td>L1 TLB for instructions and L1 TLB for data per core; both are fully assoc.; LRU L1 ITLB and DTLB each have 48 entries L2 TLB for instructions and L2 TLB for data per core; each are 4-way set assoc.; round robin LRU Both L2 TLBs have 512 entries TLB misses handled in hardware</td>
</tr>
</tbody>
</table>
Why Not a Virtually Addressed Cache?

- A virtually addressed cache would only require address translation on cache misses

```
CPU       Translation  Main
            |     | Memory
            VA   PA
```

but

- Two programs which are sharing data will have two different virtual addresses for the same physical address — aliasing — so have two copies of the shared data in the cache and two entries in the TBL which would lead to coherence issues
  - Must update all cache entries with the same physical address or the memory becomes inconsistent
Reducing Translation Time

- Can overlap the cache access with the TLB access
  - Works when the high order bits of the VA are used to access the TLB while the low order bits are used as index into cache
The Hardware/Software Boundary

- What parts of the virtual to physical address translation is done by or assisted by the hardware?
  - Translation Lookaside Buffer (TLB) that caches the recent translations
    - TLB access time is part of the cache hit time
    - May allot an extra stage in the pipeline for TLB access
  - Page table storage, fault detection and updating
    - Page faults result in interrupts (precise) that are then handled by the OS
    - Hardware must support (i.e., update appropriately) Dirty and Reference bits (e.g., ~LRU) in the Page Tables
  - Disk placement
    - Bootstrap (e.g., out of disk sector 0) so the system can service a limited number of page faults before the OS is even loaded
4 Questions for the Memory Hierarchy

- Q1: Where can a entry be placed in the upper level? *(Entry placement)*

- Q2: How is a entry found if it is in the upper level? *(Entry identification)*

- Q3: Which entry should be replaced on a miss? *(Entry replacement)*

- Q4: What happens on a write? *(Write strategy)*
**Q1&Q2: Where can a entry be placed/found?**

<table>
<thead>
<tr>
<th></th>
<th># of sets</th>
<th>Entries per set</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct mapped</td>
<td># of entries</td>
<td>1</td>
</tr>
<tr>
<td>Set associative</td>
<td>(# of entries) / associativity</td>
<td>Associativity (typically 2 to 16)</td>
</tr>
<tr>
<td>Fully associative</td>
<td>1</td>
<td># of entries</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Location method</th>
<th># of comparisons</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct mapped</td>
<td>Index</td>
<td>1</td>
</tr>
<tr>
<td>Set associative</td>
<td>Index the set; compare set’s tags</td>
<td>Degree of associativity</td>
</tr>
<tr>
<td>Fully associative</td>
<td>Compare all entries’ tags Separate lookup (page) table</td>
<td># of entries 0</td>
</tr>
</tbody>
</table>
Q3: Which entry should be replaced on a miss?

- Easy for direct mapped – only one choice
- Set associative or fully associative
  - Random
  - LRU (Least Recently Used)

- For a 2-way set associative, random replacement has a miss rate about 1.1 times higher than LRU
- LRU is too costly to implement for high levels of associativity (> 4-way) since tracking the usage information is costly
Q4: What happens on a write?

- **Write-through** – The information is written to the entry in the current memory level and to the entry in the next level of the memory hierarchy
  - Always combined with a write buffer so write waits to next level memory can be eliminated (as long as the write buffer doesn’t fill)

- **Write-back** – The information is written only to the entry in the current memory level. The modified entry is written to next level of memory only when it is replaced.
  - Need a dirty bit to keep track of whether the entry is clean or dirty
  - Virtual memory systems always use write-back of dirty pages to disk

- Pros and cons of each?
  - Write-through: read misses don’t result in writes (so are simpler and cheaper), easier to implement
  - Write-back: writes run at the speed of the cache; repeated writes require only one write to lower level
Summary

- The Principle of Locality:
  - Program likely to access a relatively small portion of the address space at any instant of time.
    - Temporal Locality: Locality in Time
    - Spatial Locality: Locality in Space

- Caches, TLBs, Virtual Memory all understood by examining how they deal with the four questions
  1. Where can entry be placed?
  2. How is entry found?
  3. What entry is replaced on miss?
  4. How are writes handled?

- Page tables map virtual address to physical address
  - TLBs are important for fast translation